

Exam

Name \_\_\_\_\_

TRUE/FALSE. Write 'T' if the statement is true and 'F' if the statement is false.

- 1) The values of an analog signal flow smoothly from one to the next. 1) \_\_\_\_\_  
Answer:  True  False
- 2) A sinusoidal waveform is an analog signal. 2) \_\_\_\_\_  
Answer:  True  False
- 3) Digital data can be processed and transmitted more efficiently and reliably than analog information. 3) \_\_\_\_\_  
Answer:  True  False
- 4) The field that comprises both mechanical and electronic components is known as electro-mechanics. 4) \_\_\_\_\_  
Answer:  True  False
- 5) The decimal number system uses nine different symbols. 5) \_\_\_\_\_  
Answer:  True  False
- 6) The binary number system uses just two symbols. 6) \_\_\_\_\_  
Answer:  True  False
- 7) A waveform that repeats itself at fixed intervals is called a *periodic* waveform. 7) \_\_\_\_\_  
Answer:  True  False
- 8) Digital systems respond to voltage levels that change abruptly between two levels (high and low). 8) \_\_\_\_\_  
Answer:  True  False
- 9) The amplitude of a digital waveform is the difference in voltage between the LOW and HIGH levels. 9) \_\_\_\_\_  
Answer:  True  False
- 10) The clock signal synchronizes the other waveforms in a circuit. 10) \_\_\_\_\_  
Answer:  True  False
- 11) Clock signals carry pieces of information such as letters and numbers. 11) \_\_\_\_\_  
Answer:  True  False
- 12) Serial data is sent along a single conductor, one bit at a time. 12) \_\_\_\_\_  
Answer:  True  False
- 13) Parallel data is sent along a single conductor, one bit at a time. 13) \_\_\_\_\_  
Answer:  True  False

- 14) When the inputs to a 2-input AND gate are both HIGH, the output is HIGH. 14) \_\_\_\_\_  
 Answer:  True  False
- 15) When either input to a 2-input AND gate is LOW, the output is LOW. 15) \_\_\_\_\_  
 Answer:  True  False
- 16) When either input to a 2-input OR gate is HIGH, the output is HIGH. 16) \_\_\_\_\_  
 Answer:  True  False
- 17) When both inputs to a 2-input OR gate are both LOW, the output is LOW. 17) \_\_\_\_\_  
 Answer:  True  False
- 18) When the input to a logic inverter is HIGH, the output is LOW. 18) \_\_\_\_\_  
 Answer:  True  False
- 19) Encoders and decoders perform opposite conversions. 19) \_\_\_\_\_  
 Answer:  True  False
- 20) A multiplexer converts parallel data to serial data. 20) \_\_\_\_\_  
 Answer:  True  False
- 21) A demultiplexer is sometimes called a *mux*. 21) \_\_\_\_\_  
 Answer:  True  False
- 22) A flip-flop is a 1-bit storage device. 22) \_\_\_\_\_  
 Answer:  True  False
- 23) The DIP package style has two parallel rows of through-hole pins. 23) \_\_\_\_\_  
 Answer:  True  False
- 24) The PLCC package has J-type leads on all four edges. 24) \_\_\_\_\_  
 Answer:  True  False
- 25) The flat-pack (FP) IC package style is a surface-mount device. 25) \_\_\_\_\_  
 Answer:  True  False
- 26) The FPGA is a fixed-function device. 26) \_\_\_\_\_  
 Answer:  True  False

MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question.

- 27) A circuit that converts an analog waveform to a digital signal is commonly called a(n) 27) \_\_\_\_\_  
 \_\_\_\_\_.  
 A) DAC                      B) PLD                      C) CAD                      D) ADC

Answer: D

28) A circuit that converts an digital signal to an analog waveform is commonly called a(n) \_\_\_\_\_ 28) \_\_\_\_\_  
 A) PLD B) CAD C) DAC D) ADC

Answer: C

29) Of the circuits listed, the one that is most likely to be found in a CD player is a(n) \_\_\_\_\_. 29) \_\_\_\_\_  
 A) programmable logic device B) SPLD  
 C) analog-to-digital converter D) digital-to-analog converter

Answer: D

30) On a negative-going pulse, \_\_\_\_\_. 30) \_\_\_\_\_  
 A) HIGH = 1 and LOW = 0 B) HIGH = 0 and LOW = 1  
 C) LOW = -1 and HIGH = 1 D) HIGH = 0 and LOW = -1

Answer: B

31) On a digital waveform, the transition time from a LOW level to a HIGH level is called \_\_\_\_\_ 31) \_\_\_\_\_  
 A) period B) fall time C) rise time D) pulse width

Answer: C




Figure 1-1

32) Which edge in Figure 1-1 is the leading edge? 32) \_\_\_\_\_  
 A) 1 B) 2 C) 3 D) Both 1 and 3

Answer: A

33) Which edge in Figure 1-1 is the trailing edge? 33) \_\_\_\_\_  
 A) 1 B) 2 C) 3 D) Both 1 and 3

Answer: C

34) The time between transition 1 and transition 3 in Figure 1-1 is the \_\_\_\_\_. 34) \_\_\_\_\_  
 A) pulse width B) period C) amplitude D) frequency

Answer: A

35) On a digital waveform, the transition time from a HIGH level to a LOW level is called \_\_\_\_\_ 35) \_\_\_\_\_  
 A) fall time B) period C) pulse width D) rise time

Answer: A

36) The time from one leading edge on a digital waveform to the next is the waveform \_\_\_\_\_. 36) \_\_\_\_\_  
 A) rise time B) fall time C) period D) pulse width

Answer: C

- 37) A periodic digital waveform \_\_\_\_\_. 37) \_\_\_\_\_  
A) has both a HIGH and LOW levels B) repeats itself at a fixed interval  
C) has a duty cycle D) all of the above

Answer: D

- 38) The transition times for an ideal digital pulse are \_\_\_\_\_. 38) \_\_\_\_\_  
A) infinite  
B) measured between 10% to 90% of the amplitude  
C) measured between 0 and 90% of the amplitude  
D) zero

Answer: D

- 39) An oscilloscope display indicates that the period of a digital waveform is 40  $\mu$ s. What is frequency of this waveform? 39) \_\_\_\_\_  
A) 25 kHz  
B) 2.5 kHz  
C) 40 MHz  
D) The frequency cannot be determined using the information provided.

Answer: A


- 40) What is the duty cycle of a digital waveform with a pulse width of 10 ms a period of 90 ms? 40) \_\_\_\_\_  
A) 90% B) 11.1% C) 10% D) 9%

Answer: B

- 41) On a positive-going pulse, the leading edge is the \_\_\_\_\_. 41) \_\_\_\_\_  
A) positive-going edge B) negative-going edge  
C) falling edge D) HIGH-to-LOW transition

Answer: A

- 42) The approximate duty cycle for the digital waveform below is \_\_\_\_\_. 42) \_\_\_\_\_



- A) 80% B) 50% C) 20% D) 30%

Answer: C

- 43) On a negative-going pulse, the leading edge is the \_\_\_\_\_. 43) \_\_\_\_\_  
A) LOW-to-HIGH transition B) negative-going edge  
C) rising edge D) positive-going edge

Answer: B

- 44) On a positive-logic pulse, the trailing edge is the \_\_\_\_\_. 44) \_\_\_\_\_  
A) positive-going edge B) falling edge  
C) rising edge D) LOW-to-HIGH transition

Answer: B

- 45) On a negative-logic pulse, the trailing edge is the \_\_\_\_\_.
- A) HIGH-to-LOW transition                      B) negative-going edge  
 C) falling edge                                      D) positive-going edge

Answer: D




Figure 1-2

- 46) Item (1) of the nonideal pulse in Figure 1-2 represents the waveform \_\_\_\_\_.
- A) transition time                      B) pulse width                      C) period                      D) amplitude

Answer: D

- 47) Item (2) of the nonideal pulse in Figure 1-2 represents the waveform \_\_\_\_\_.
- A) amplitude                      B) rise time                      C) fall time                      D) pulse width

Answer: B

- 48) Item (3) of the nonideal pulse in Figure 1-2 represents the waveform \_\_\_\_\_.
- A) amplitude                      B) rise time                      C) fall time                      D) pulse width

Answer: D

- 49) Item (4) of the nonideal pulse in Figure 1-2 represents the waveform \_\_\_\_\_.
- A) amplitude                      B) rise time                      C) fall time                      D) pulse width

Answer: C

- 50) When data is set along a single conductor, it is referred to as \_\_\_\_\_.
- A) simultaneous data                      B) serial data  
 C) parallel data                                      D) none of these

Answer: B




Figure 1-3

- 51) The symbol in Figure 1-3(A) represents the \_\_\_\_\_ function.
- A) AND                      B) OR                      C) NOT                      D) AND/OR

Answer: A

- 52) The symbol in Figure 1-3(B) represents the \_\_\_\_\_ function. 52) \_\_\_\_\_  
 A) NON                      B) XOR                      C) OR                      D) AND  
 Answer: C
- 53) The symbol in Figure 1-3(C) represents the \_\_\_\_\_ function. 53) \_\_\_\_\_  
 A) AND                      B) OR                      C) NOT                      D) XOR  
 Answer: C
- 54) The output from an AND gate is HIGH when \_\_\_\_\_. 54) \_\_\_\_\_  
 A) one input is LOW and the remaining inputs are HIGH  
 B) one input is HIGH and the remaining inputs are LOW  
 C) all inputs are HIGH  
 D) all inputs are LOW  
 Answer: C
- 55) The output from an AND gate is LOW \_\_\_\_\_. 55) \_\_\_\_\_  
 A) only when all inputs are LOW                      B) when at least one input is LOW  
 C) only when all inputs are HIGH                      D) none of the above  
 Answer: B
- 56) The output from an OR gate is HIGH \_\_\_\_\_. 56) \_\_\_\_\_  
 A) only when all inputs are HIGH                      B) when at least one input is HIGH  
 C) only when all inputs are LOW                      D) none of the above  
 Answer: B
- 57) The output from an OR gate is LOW \_\_\_\_\_. 57) \_\_\_\_\_  
 A) only when all inputs are LOW                      B) whenever any input is HIGH  
 C) only when all inputs are HIGH                      D) none of the above  
 Answer: A
- 58) Which circuit creates an output that indicates whether or not the input values are equal? 58) \_\_\_\_\_  
 A) Comparator                      B) Encoder                      C) Decoder                      D) Multiplexer  
 Answer: A
- 59) Which circuit converts information into a specific coded form? 59) \_\_\_\_\_  
 A) Comparator                      B) Encoder                      C) Decoder                      D) Multiplexer  
 Answer: B
- 60) Which circuit converts coded information into a noncoded form? 60) \_\_\_\_\_  
 A) Comparator                      B) Encoder                      C) Decoder                      D) Multiplexer  
 Answer: C
- 61) Which circuit converts data from serial form to parallel form? 61) \_\_\_\_\_  
 A) Demultiplexer                      B) Encoder                      C) Comparator                      D) Multiplexer  
 Answer: A

62) Which one of the following is not a binary arithmetic function? 62) \_\_\_\_\_  
 A) Multiplexing      B) Subtraction      C) Division      D) Addition  
 Answer: A

63) Two kinds of data selectors are \_\_\_\_\_ and \_\_\_\_\_. 63) \_\_\_\_\_  
 A) encoders, decoders      B) comparators, registers  
 C) multiplexers, demultiplexers      D) adders, subtractors  
 Answer: C

64) Which one of the circuits listed is made up of flip-flops? 64) \_\_\_\_\_  
 A) A converter      B) A comparator      C) A multiplexer      D) A register  
 Answer: D





Figure 1-4

65) The package style in Figure 1-4(A) is a(n) \_\_\_\_\_. 65) \_\_\_\_\_  
 A) SOIC      B) PLCC      C) LCCC      D) FP  
 Answer: A

66) The package style in Figure 1-4(B) is a(n) \_\_\_\_\_. 66) \_\_\_\_\_  
 A) SOIC      B) PLCC      C) LCCC      D) FP  
 Answer: B

67) The package style in Figure 1-4(C) is a(n) \_\_\_\_\_. 67) \_\_\_\_\_  
 A) SOIC      B) PLCC      C) LCCC      D) FP  
 Answer: C


68) The arrow in the figure below points to pin number \_\_\_\_\_. 68) \_\_\_\_\_



A) 4      B) 13      C) 12      D) 5  
 Answer: D

69) The arrow in the figure below points to pin \_\_\_\_\_.

69) \_\_\_\_\_



- A) 4                                      B) 17                                      C) 16                                      D) 5

Answer: B

70) Which IC package style has no leads?

70) \_\_\_\_\_

- A) PLCC                                      B) SOIC  
C) LCCC                                      D) All must have leads.

Answer: C

71) Which one of the following is not a surface-mount IC package?

71) \_\_\_\_\_

- A) FP                                      B) SOIC                                      C) PLCC                                      D) DIP

Answer: D

72) The first step in the PLD programming process is \_\_\_\_\_.

72) \_\_\_\_\_

- A) design entry                              B) compilation                              C) synthesis                              D) download

Answer: A

73) The final step in the PLD programming process is \_\_\_\_\_.

73) \_\_\_\_\_

- A) design entry                              B) compilation                              C) synthesis                              D) download

Answer: D

74) The netlist is generated during the \_\_\_\_\_ phase of the PLD programming process.

74) \_\_\_\_\_

- A) design entry                              B) compilation                              C) synthesis                              D) download

Answer: C

75) Which of the following is an example of a mechatronics system?

75) \_\_\_\_\_

- A) An industrial robot                              B) A surgical laser  
C) A laptop computer                              D) None of the above

Answer: A